

From Microelectronics to Nanoelectronics

Christie Marrian

DARPA MTO

DARPATech 2000




cmarrian@darpa.mil

Overview


- Microelectronics is becoming Nanoelectronics
 - 18 nm transistors
- Challenges and Opportunities
 - Terabit circuits
 - Patterning
 - The molecular electronics approach
 - Designer materials
 - Integrated nanostructures

Microsystems Length Scales

- Si scaling limits: one switch per ~100,000,000 atoms
- Molecules are multifunctional: one operation in ~100 atoms
 - Logic Element, Memory, Sensor





The 18 nm Transistor



Deep Scaling - World's Shortest Gate Length FET (18 nm)
With Useful Electrical Characteristics (IEDM 1999)



The Challenge of the 20 nm Transistor Circuit

- $>10^{10}$ transistors per chip
 - Patterning
 - System design




Maskless Patterning

- Low volume (~1000 wafers per mask) dominated by mask cost
- Eliminate mask!




Multiple probes



Multiple electron columns



Courtesy of Stanford University and ETEC

Nanoimprinting (Chou, Princeton Univ.)





1. Imprint

- Press Mold




2. Remove Mold



3. Pattern Transfer

- RIE





- Phenomenal resolution over large area
 - <10nm over several cm²

- Wide range of ‘printing actions’
 - Patterns of self-assembling ‘ink’

Moletronics (Molecular Electronics)


The roadmap to 10^{11} devices per chip

- Molecular based switches
- Assembly rather than fabrication
 - Defect tolerance
- Scalability



DARPA Tech 2000






Electrical Properties of Molecular Diodes



- <30nm diameter active device
- > 10^{10} bits/cm²
- Room temperature
- Reversible

Carbon Nanotubes: $<10 \text{ nm}^2$ memory bit

- Large on-to-off ratios ($10^5:1$)
- Low power: CMOS $\sim 1 \text{ nW}/\text{device}$,
Cross bar $< 1 \text{ pW}/\text{device}$




Room temperature reversible memory

Hierarchical Assembly: An alternative to slicing and dicing

- Let thermodynamics do the hard work
 - Molecules and nanowires into nano-arrays
 - Carbon nanotubes
 - Molecular self-assembly
 - Nano-arrays into micro-modules
 - Field driven alignment
 - Input and output
 - Fluidic assembly




Chained 200 nm Au wires



DARPA Tech 2000


E-field Assembly,
Penn State

Fluidic assembly of
arrays of spheres, HRL




Scalability

- Scaled CMOS Gigascale systems on a chip
- Moletronics has the potential of tera (not terror) scale integration
 - 10^{12} devices
- Need systems architectures to be scalable to these levels
 - Defect tolerance
 - Programmability
 - Access times
- Hard challenges but enormous
pay-off



Nanoelectronics: New Materials


- Increased speed
- Decreased power
- Lower noise figure



- Increasing mobility
- Decreasing bandgap
- Increasing lattice constant
- Decreasing effective mass

Nanoelectronics: New Challenges

Scalable Quantum Computing



The Future

- Incredible opportunities and challenges exist
 - Multi-functional electronics systems combining the best attributes of inorganic and organic materials
- We aren't done yet!